

# SN74ALVCF162835

## 3.3-V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES397 – JULY 2002


- Member of the Texas Instruments Widebus™ Family
- Ideal for Use in PC133 Register DIMM
- Typical Output Skew . . . <250 ps
- $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  . . . Normal Range
- $V_{CC} = 2.7\text{ V}$  to  $3.6\text{ V}$  . . . Extended Range
- $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$
- Rail-to-Rail Output Swing for Increased Noise Margin
- Balanced Output Drivers . . .  $\pm 18\text{ mA}$
- Low Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### description/ordering information

This 18-bit universal bus driver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

Data flow from A to Y is controlled by the output-enable ( $\overline{OE}$ ) input. The device operates in the transparent mode when the latch-enable (LE) input is high. When LE is low, the A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

DGG, DGV, OR DL PACKAGE  
(TOP VIEW)



NC – No internal connection

### ORDERING INFORMATION

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	SSOP – DL	Tube	SN74ALVCF162835DL	ALVCF162835
		Tape and reel	SN74ALVCF162835DLR	
	TSSOP – DGG	Tape and reel	SN74ALVCF162835GR	ALVCF162835
	TVSOP – DGV	Tape and reel	SN74ALVCF162835VR	VF2835

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

# SN74ALVCF162835

## 3.3-V CMOS 18-BIT UNIVERSAL BUS DRIVER

### WITH 3-STATE OUTPUTS

SCES397 – JULY 2002

#### description/ordering information (continued)

The ALVCF162835 has series damping resistors in the device output structure that reduce switching noise in 128-MB and 256-MB SDRAM modules. Designed with a drive capability of  $\pm 18$  mA, this device is a midway drive between the ALVC162835 ( $\pm 12$  mA) and ALVC16835 ( $\pm 24$  mA).

The SN74ALVCF162835 is a faster version of the SN74ALVC162835. It is suitable for PC133 applications and, particularly, SDRAM modules clocked at 133 MHz.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE

INPUTS				OUTPUT
$\overline{OE}$	LE	CLK	A	Y
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	$\uparrow$	L	L
L	L	$\uparrow$	H	H
L	L	L or H	X	$Y_0^\dagger$

$^\dagger$  Output level before the indicated steady-state input conditions were established

#### logic diagram (positive logic)



**SN74ALVCF162835**  
**3.3-V CMOS 18-BIT UNIVERSAL BUS DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES397 – JULY 2002

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I < V_{CC}$ ) .....	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Continuous output current, $I_O$ .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package .....	64°C/W
DGV package .....	48°C/W
DL package .....	56°C/W
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. This value is limited to 4.6 V maximum.  
3. The package thermal impedance is calculated in accordance with JESD 51-7.

**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V	–6	mA
			–8	
		$V_{CC} = 2.7$ V	–6	
			–12	
		$V_{CC} = 3$ V	–8	
			–18	
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V	6	mA
			8	
		$V_{CC} = 2.7$ V	6	
			12	
		$V_{CC} = 3$ V	8	
			18	
$\Delta t/\Delta v$	Input transition rise or fall rate		10	ns/V
$T_A$	Operating free-air temperature	–40	85	°C

NOTE 4: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



**SN74ALVCF162835**  
**3.3-V CMOS 18-BIT UNIVERSAL BUS DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES397 – JULY 2002

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT	
V <sub>OH</sub>	I <sub>OH</sub> = -0.1 mA	2.3 V to 3.6 V	V <sub>CC</sub> -0.2			V	
	I <sub>OH</sub> = -6 mA	2.3 V	1.9				
	I <sub>OH</sub> = -8 mA		1.7				
	I <sub>OH</sub> = -6 mA	2.7 V	2.2				
	I <sub>OH</sub> = -12 mA		2				
	I <sub>OH</sub> = -8 mA	3 V	2.4				
	I <sub>OH</sub> = -18 mA		2				
V <sub>OL</sub>	I <sub>OL</sub> = 0.1 mA	2.3 V to 3.6 V	0.2			V	
	I <sub>OL</sub> = 6 mA	2.3 V	0.4				
	I <sub>OL</sub> = 8 mA		0.55				
	I <sub>OL</sub> = 6 mA	2.7 V	0.4				
	I <sub>OL</sub> = 12 mA		0.6				
	I <sub>OL</sub> = 8 mA	3 V	0.55				
	I <sub>OL</sub> = 18 mA		0.8				
V <sub>IK</sub>	V <sub>CC</sub> = 2.3 V, I <sub>I</sub> = -18 mA	3.6 V	-1.2			V	
V <sub>hys</sub>	V <sub>CC</sub> = 3.6 V	3.6 V	100			mV	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V	±5			μA	
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V	±10			μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V	0.1	40		μA	
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V	750			μA	
C <sub>i</sub>	Inputs	V <sub>I</sub> = 0 V	3.3 V			3.5	pF
C <sub>o</sub>	Outputs	V <sub>O</sub> = 0 V	3.3 V			4.5	pF

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

**timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)**

		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>clock</sub>	Clock frequency	150		150		150		MHz	
t <sub>w</sub>	Pulse duration	LE high		3.3		3.3		ns	
		CLK high or low		3.3		3.3			
t <sub>su</sub>	Setup time	Data before CLK↑		1.8		1.5		ns	
		Data before LE↓	CLK high		1.9		1.6		
			CLK low		1.3		1.1		
t <sub>h</sub>	Hold time	Data after CLK↑		0.6		0.6		ns	
		Data after LE↓	CLK high or low		1.4		1.7		



**SN74ALVCF162835**  
**3.3-V CMOS 18-BIT UNIVERSAL BUS DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES397 – JULY 2002

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150		150		150		MHz
t <sub>pd</sub>	A	Y	1	4		4.6	1	3.5	ns
	LE		1.3	5.5		5.4	1.3	4.6	
	CLK		1.4	5.9		5.6	1.4	3.5	
t <sub>en</sub>	$\overline{\text{OE}}$	Y	1.4	5.9		6	1.1	5	ns
t <sub>dis</sub>	$\overline{\text{OE}}$	Y	1	4.7		4.6	1.3	4.2	ns
t <sub>sk(o)</sub>							500		ps

switching characteristics from 0°C to 65°C, C<sub>L</sub> = 50 pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.15 V		UNIT
			MIN	MAX	
t <sub>pd</sub>	CLK	Y	1.8	3.5	ns

operating characteristics, T<sub>A</sub> = 25°C


PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT
			TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 0, f = 10 MHz	27	33	pF
	Outputs enabled		16	21	
	Outputs disabled				



**SN74ALVCF162835**  
**3.3-V CMOS 18-BIT UNIVERSAL BUS DRIVER**  
**WITH 3-STATE OUTPUTS**





SCES397 – JULY 2002

**PARAMETER MEASUREMENT INFORMATION**  
 $V_{CC} = 2.5 V \pm 0.2 V$



**LOAD CIRCUIT**

TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PHZ}$	GND




- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2 \text{ ns}$ ,  $t_f \leq 2 \text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

**Figure 1. Load Circuit and Voltage Waveforms**


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V}$  AND  $3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265