

### FEATURES

- Low input bias current: 100 pA maximum
- Offset voltage
  - 1.5 mV maximum for ADA4062-4 B grade
  - 2.5 mV maximum for ADA4062-4 A grade
- Offset voltage drift: 2  $\mu\text{V}/^\circ\text{C}$  typical
- Slew rate: 4 V/ $\mu\text{s}$  typical
- CMRR: 90 dB typical
- Low supply current: 170  $\mu\text{A}$  typical
- Bias current: 100 pA maximum
- $\pm 15\text{ V}$  operation
- Unity-gain stable

### APPLICATIONS

- Power control and monitoring
- Active filters
- Industrial/process control
- Body probe electronics
- Data acquisition
- Integrators
- Input buffering

### GENERAL DESCRIPTION

The ADA4062-4 is a quad JFET-input amplifiers providing industry-leading performance. The ADA4062-4 A and B grades are improved versions of the TL064A B and I grades.

The ADA4062-4 offers lower power, lower noise, lower offset voltage, lower offset drift over temperature, and lower bias current compared with the TL064. In addition, the ADA4062-4 has better common-mode rejection and slew rate.

These op amps are ideal for various applications, including process control, industrial and instrumentation equipment, active filtering, data conversion, buffering, and power control and monitoring.

All devices are available in lead-free 14-lead TSSOP and 16-lead LFCSP (3x3x0.85mm) packages. The ADA4062-4 is specified from  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ .

### PIN CONFIGURATIONS




Figure 1. 14-Lead TSSOP (RU-14)




Figure 2. 16-Lead LFCSP (CP-16-4 Suffix)

Table 1. Low Power Op Amps

Supply	40 V	36 V	12 V to 16 V	5 V
Single	OP97	AD820	AD8641 AD8663	AD8541
Dual	OP297	OP282 AD8682 AD822	AD8642 AD8667	AD8542
Quad	OP497	OP482 AD8684 AD824	AD8643 AD8669	AD8544

### Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—±15 V OPERATION

$V_{SY} = \pm 15\text{ V}$ ,  $V_{CM} = 0\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 2. ADA4062-4 A Grade

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	$V_{OS}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		TBD	2.5	mV
					TBD	mV
Input Bias Current	$I_B$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		TBD	100	pA
					TBD	nA
Input Offset Current	$I_{OS}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			100	pA
					TBD	nA
Input Voltage Range		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-11.5		+15	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -11.5\text{ V to }+11.5\text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	85	90		dB
			TBD			dB
Large-Signal Voltage Gain	$A_{VO}$	$R_L = 10\text{ k}\Omega$ , $V_O = -10\text{ V to }+10\text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	TBD	86		dB
			TBD	73		dB
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		2		$\mu\text{V}/^\circ\text{C}$
Input Resistance	$R_{IN}$			1		$\text{T}\Omega$
Input Capacitance, Differential Mode	$C_{INDM}$			TBD		pF
Input Capacitance, Common Mode	$C_{INCM}$			TBD		pF
OUTPUT CHARACTERISTICS						
Output Voltage High	$V_{OH}$	$R_L = 10\text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	12	13.4		V
			12			V
Output Voltage Low	$V_{OL}$	$R_L = 10\text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		-13.4	-12	V
					TBD	V
Short-Circuit Current	$I_{SC}$			$\pm 15$		mA
Closed-Loop Output Impedance	$Z_{OUT}$	$f = 100\text{ kHz}$ , $A_V = 1$		TBD		$\Omega$
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{SY} = 8\text{ V to }36\text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	80	86		dB
			TBD			dB
Supply Current per Amplifier	$I_{SY}$	$I_O = 0\text{ mA}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		170	225	$\mu\text{A}$
					TBD	$\mu\text{A}$
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 10\text{ k}\Omega$ , $C_L = 100\text{ pF}$ , $A_V = 1$	1.5	4		$\text{V}/\mu\text{s}$
Settling Time	$t_S$	To 0.1%, $V_{IN} = 2\text{ V step}$ , $C_L = 20\text{ pF}$ , $R_L = 1\text{ k}\Omega$ , $A_V = 1$		TBD		$\mu\text{s}$
Overload Recovery Time				TBD		$\mu\text{s}$
Gain Bandwidth Product	GBP	$R_L = 10\text{ k}\Omega$ , $A_V = 1$		1.5		MHz
Phase Margin	$\Phi_M$	$R_L = 10\text{ k}\Omega$ , $A_V = 1$		63		Degrees
Channel Separation	CS	$f = 10\text{ kHz}$		120		dB
Rise Time	$t_R$	$V_{IN} = 20\text{ mV}$ , $C_L = 100\text{ pF}$ , $R_L = 10\text{ k}\Omega$		0.2		$\mu\text{s}$
Overshoot Factor		$V_{IN} = 20\text{ mV}$ , $C_L = 100\text{ pF}$ , $R_L = 10\text{ k}\Omega$		5		%
NOISE PERFORMANCE						
Voltage Noise	$e_n$ p-p	$f = 0.1\text{ Hz to }10\text{ Hz}$		TBD		$\mu\text{V p-p}$
Voltage Noise Density	$e_n$	$f = 1\text{ kHz}$		36		$\text{nV}/\sqrt{\text{Hz}}$

**ELECTRICAL CHARACTERISTICS—±15 V OPERATION**

$V_{SY} = \pm 15\text{ V}$ ,  $V_{CM} = 0\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 3. ADA4062-4 B Grade**

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
<b>INPUT CHARACTERISTICS</b>						
Offset Voltage	$V_{OS}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		TBD	1.5	mV
Input Bias Current	$I_B$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		TBD	100	pA
Input Offset Current	$I_{OS}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			TBD	nA
Input Voltage Range		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-11.5		+15	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -11.5\text{ V to }+11.5\text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	85	90		dB
Large-Signal Voltage Gain	$A_{VO}$	$R_L = 10\text{ k}\Omega$ , $V_O = -10\text{ V to }+10\text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	TBD	86		dB
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		2		$\mu\text{V}/^\circ\text{C}$
Input Resistance	$R_{IN}$			1		$\text{T}\Omega$
Input Capacitance, Differential Mode	$C_{INDM}$			TBD		pF
Input Capacitance, Common Mode	$C_{INCM}$			TBD		pF
<b>OUTPUT CHARACTERISTICS</b>						
Output Voltage High	$V_{OH}$	$R_L = 10\text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	13	13.4		V
Output Voltage Low	$V_{OL}$	$R_L = 10\text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		-13.4	-13	V
Short-Circuit Current	$I_{SC}$			$\pm 15$		mA
Closed-Loop Output Impedance	$Z_{OUT}$	$f = 100\text{ kHz}$ , $A_V = 1$		TBD		$\Omega$
<b>POWER SUPPLY</b>						
Power Supply Rejection Ratio	PSRR	$V_{SY} = 8\text{ V to }36\text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	80	86		dB
Supply Current per Amplifier	$I_{SY}$	$I_O = 0\text{ mA}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	TBD	170	225	$\mu\text{A}$
					TBD	$\mu\text{A}$
<b>DYNAMIC PERFORMANCE</b>						
Slew Rate	SR	$R_L = 10\text{ k}\Omega$ , $C_L = 100\text{ pF}$ , $A_V = 1$	1.5	4		$\text{V}/\mu\text{s}$
Settling Time	$t_s$	To 0.1%, $V_{IN} = 2\text{ V step}$ , $C_L = 20\text{ pF}$ , $R_L = 1\text{ k}\Omega$ , $A_V = 1$		TBD		$\mu\text{s}$
Overload Recovery Time				TBD		$\mu\text{s}$
Gain Bandwidth Product	GBP	$R_L = 10\text{ k}\Omega$ , $A_V = 1$		1.5		MHz
Phase Margin	$\Phi_M$	$R_L = 10\text{ k}\Omega$ , $A_V = 1$		63		Degrees
Channel Separation	CS	$f = 10\text{ kHz}$		120		dB
Rise Time	$t_r$	$V_{IN} = 20\text{ mV}$ , $C_L = 100\text{ pF}$ , $R_L = 10\text{ k}\Omega$		0.2		$\mu\text{s}$
Overshoot Factor		$V_{IN} = 20\text{ mV}$ , $C_L = 100\text{ pF}$ , $R_L = 10\text{ k}\Omega$		5		%
<b>NOISE PERFORMANCE</b>						
Voltage Noise	$e_n$ p-p	$f = 0.1\text{ Hz to }10\text{ Hz}$		TBD		$\mu\text{V p-p}$
Voltage Noise Density	$e_n$	$f = 1\text{ kHz}$		36		$\text{nV}/\sqrt{\text{Hz}}$

## ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage	36 V
Input Voltage	GND to $V_{SY}$
Input Current <sup>1</sup>	$\pm 10$ mA
Differential Input Voltage <sup>2</sup>	7 V
Output Short-Circuit Duration to GND	Indefinite
Storage Temperature Range	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Operating Temperature Range	$-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
Junction Temperature Range	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Lead Temperature (Soldering, 60 sec)	$300^{\circ}\text{C}$

<sup>1</sup>The input pins have clamp diodes to the supply power pins. The input current should be limited to 10 mA or less whenever input signals exceed the power supply rail by 0.5 V.

<sup>2</sup>Differential input voltage is limited to 7 V or the supply voltage, whichever is less.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. This was measured using a standard 2-layer board.

Table 5. Thermal Resistance

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
14-Lead TSSOP	TBD	TBD	$^{\circ}\text{C}/\text{W}$
16-Lead LFCSP	TBD	TBD	$^{\circ}\text{C}/\text{W}$

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.